



IN THE UNITED STATES PATENT AND TRADEMARK OFFICE
BOARD OF PATENT APPEALS AND INTERFERENCES

In re Application of:
Welland et al.

Application No.: 09/686,072

Filed: October 11, 2000

)
)
) Examiner: LE, DINH THANH

)
) Group Art Unit: 2816

)
) Attorney Docket No.: 75622.P0016
)

Title: METHOD AND APPARATUS FOR REDUCING INTERFERENCE

Mail Stop Appeal Brief-Patents
Commissioner for Patents
PO Box 1450
Alexandria, VA 22313-1450

**RESPONSE TO THE NOTICE OF
NON-COMPLIANT APPEAL BRIEF**

In response to the Notice of Non-Compliant Appeal Brief mailed on September 15, 2006, Applicant respectfully submits this Summary of Claimed Subject Matter for the Appeal Brief submitted on June 15, 2005.

Respectfully submitted,

By

Bruce A. Johnson
Reg. No. 37361

Date: 11/15/06

Bruce A. Johnson
Johnson & Associates
PO Box 90698
Austin, TX 78709-0698
Tel. 512-301-9900
Fax 512-301-9915

V. Summary of Claimed Subject Matter

While it is highly desirable to integrate various components on a single integrated circuit for cost, size, power dissipation, and performance considerations, barriers to integration exist. In some circuits, one significant problem relates to interference between components in the integrated circuit.

The present invention provides several techniques for reducing interference in integrated circuits. The Specification describes several techniques for reducing interference including:

- Using fixed-value, non-programmable counters rather than programmable counters, as well as clocking at least one of the counters at a slower rate. As described below in detail, this technique reduces digital current in one part of an integrated circuit that causes spurious tones in another part of the integrated circuit. (See FIG. 4, Spec., page 14, line 13 to page 15, line 23; Claims 1, 66, 77, and 85).
- Reducing the mutual inductance between current loops in digital circuitry and current loops in other circuitry. In one example, supply filters are used to reduce the area of these loops. (See FIGS. 5-6, Spec., page 15, line 25 to page 18, line 15).
- Reducing the mutual inductance between current loops in the digital circuitry and current loops in other circuitry. In one example, conduits are used to reduce the area of the transmit loops by containing high frequency current flowing through a signal line which spans a relatively large distance. (See FIGS. 8-15, Spec., page 18, line 17 to page 21, line 25).

- Using a cancellation technique to reduce interference. For this technique, components of a circuit are arranged such that magnetic fields of certain components cancel the magnetic fields of other similar components. (See FIG. 16, Spec., page 22, lines 1-25).
- Managing the impedance of a circuit to reduce interference. In one example, replica circuitry is created and is controlled to always be in the opposite phase as the original circuitry. In this way, the impedance looking into the circuitry is approximately constant, independent of the state of the circuitry. (See FIGS. 17-18, Spec., page 22, line 17 to page 25, line 4).
- Containing leakage current in order to minimize the area of current loops. In one example, buffer circuits are used to confine leakage current within digital circuitry. (See FIGS. 19-23, Spec., page 25, line 6 to page 28, line 7).
- Using a filter at an integrated circuit clock input pin to reduce interference caused by a changing impedance at the clock input when the voltage of the clock input signal changes. (See FIG. 25, Spec., page 28, line 9 to page 29, line 14).

In two restriction requirements, the techniques listed above were restricted into seven groups. In the present patent application, the Applicants elected the first group listed above (using fixed-value, non-programmable counters rather than programmable counters), and the claims currently on appeal (claims 1, 52, 66, 77, and 85) relate to this technique (although Applicants submit that independent claim 52 is generic, and can also utilize any of the techniques listed above).

The first technique listed above reduces digital current (e.g., current from digital circuitry on an integrated circuit) in one part of an integrated circuit that causes spurious tones in another part of the integrated circuit. One major source of digital current that causes interference is divide-by-R counters, such as the divide-by-R counter 104 shown in FIG. 1. In typical prior art systems, divide-by-R counters are implemented using synchronous programmable counters. One problem with synchronous programmable counters is that the counter will have a large number of components. Another problem with synchronous programmable counters is that every flip-flop in the counter is clocked at the same speed. These problems result in interference. (Spec., page 14, lines 13-21).

The present invention reduces the digital current caused by divide-by-R counters by reducing the number of components in the divide-by-R counter. This is accomplished by using one or more fixed-value, non-programmable counters instead of programmable counters (see claim 1, lines 5-8; claim 66 lines 3-6; claim 77 lines 5-9; claim 85 lines 4-7), and clocking at least one of the counters at a slower rate (see claim 85 lines 8-9). (Spec., page 14, lines 21-24).

FIG. 1 is a block diagram illustrating a circuit having dividers 104 and 108. FIG. 4 is a similar block diagram, with the divide-by-R counter 104 replaced with two fixed-value, non-programmable counters 204 and 205. (Spec., page 15, lines 1-3). This arrangement results in less digital current, and thus less interference with other circuitry on an integrated circuit.